Skip to content

Pull requests: anadon/JLS

New pull request New
8 Open 104 Closed
8 Open 104 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

feat(edit): migrate move-selection drag commit behind OpSink (#167)
#273 opened Jul 28, 2026 by anadon Owner Loading…
feat(module): boot compiled-in subsystems through the module runtime (#220)
#272 opened Jul 28, 2026 by anadon Owner Loading…
feat(elem): multi-port register file and sign/zero field-extend elements
#271 opened Jul 28, 2026 by anadon Owner Loading…
14
feat(hdl): export ShiftRegister as a barrel shift in Verilog and VHDL
#270 opened Jul 28, 2026 by anadon Owner Loading…
feat(hdl): accept single-port sync-write RAM in CellValidator
#269 opened Jul 28, 2026 by anadon Owner Loading…
test(collab): pin listener hygiene and record §13 handshake review (#168)
#268 opened Jul 28, 2026 by anadon Owner Loading…
feat(#264): scripted iCEstick bitstream handoff (Stage 1)
#267 opened Jul 28, 2026 by anadon Owner Loading…
docs: EDA landscape competitive analysis + consolidated roadmap
#204 opened Jul 21, 2026 by anadon Owner Loading…
ProTip! no:milestone will show everything without a milestone.